#milkymist IRC log for Friday, 2013-07-12

azonenberglekernel: So i just finished fully REing the XC2C32A interconnect10:17
azonenbergThe flipflop configuration, as well as tri-state I/O buffers, aren't fully figured out yet10:17
azonenbergBut I can now fully understand and model arbitrary combinatorial logic that has unidirectional ports only10:17
azonenbergI'm working on writing a fitter/mapper now10:18
azonenbergi think i'm only a few hours of work away from being able to replace any arbitrary combinatorial logic with an XC2C32A using F/OSS tools only (though i'll have to create the netlist in C++ since I don't have HDL support yet)10:19
azonenbergOnce i get that working i'll try to figure out how to take iverilog EDIF output and map it to the technology-dependent form i can use on my fitter10:19
azonenbergin parallel, finish figuring out the flipflop config so i can do clocked logic10:20
ysionnea1win 1210:23
GitHub76[milkymist-ng] sbourdeauducq pushed 1 new commit to master: http://git.io/7zCGGw13:42
GitHub76milkymist-ng/master 3d899f0 Florent Kermarrec: cif : fix 2x autorefresh in get_sdram_phy_header13:42
wpwrakazonenberg: i'd agree with ysionnea1 - sounds like a great victory !14:17
ysionnea1ahah14:18
wpwrakit's kinda ironic that the XC2C32A in QFN is 5x5 mm but in a "chip-scale package", it's 6x6 mm14:27
azonenbergwpwrak: lol14:58
azonenbergJust finished I/O bank and macrocell fitting14:59
azonenbergglobal routing in progress...15:00
Action: larsc cheers for azonenberg along the finish line ;)15:19
wpwrakextending this to all xc2c* should be relatively simple, correct ?15:26
wpwrakthen xc2* :)15:27
larsche said a couple of days ago that some changes are required, but it will be doable with the same codebase15:27
larscsee the log from july 6th15:27
Action: kristianpaul cheers azonenberg too :)15:28
kristianpaulnot j1 cpu but interesting target https://github.com/cpldcpu/MCPU16:07
GitHub100[migen] sbourdeauducq pushed 1 new commit to master: http://git.io/UzZVvQ16:55
GitHub100migen/master c2d6f14 Sebastien Bourdeauducq: flow/actor/PipelinedActor: clean up16:55
azonenbergkristianpaul: xc2c64a is basically two 32as glued together22:33
azonenbergthe only difference is global routing and the dedicated input pin22:33
azonenbergThe 128 and larger will  need a little more work as the macrocell config is slightly different, not not by a lot22:33
--- Sat Jul 13 201300:00

Generated by irclog2html.py 2.9.2 by Marius Gedminas - find it at mg.pov.lt!