| lekernel | are there special power dissipation limits when using IN_TERM=UNTUNED_SPLIT_xx? | 07:41 |
|---|---|---|
| lekernel | eg with UNTUNED_SPLIT_25, you can have up to 545mW dissipation per IO (at 3.3V), which is quite a lot | 07:43 |
| lekernel | do that on all the M1's FPGA pins and it dissipates 172W :) (or lets the magic smoke out before) | 07:49 |
| lekernel | larsc, do you have access to a scope that can probe the high speed hdmi signals? | 08:45 |
| larsc | how highspeed? | 08:57 |
| larsc | but we have some fancy scopes at work | 08:57 |
| lekernel | 250Mbps | 08:57 |
| larsc | maybe | 08:58 |
| lekernel | so you need a 2GHz scope at least | 08:58 |
| larsc | I'd need to take a look at the specs | 09:00 |
| larsc | btw. maxim wouldn't let me order samples, I think I'm going with the ADI replacement part | 09:01 |
| GitHub126 | [milkymist-ng] sbourdeauducq pushed 1 new commit to master: http://git.io/v08ZLw | 09:45 |
| GitHub126 | milkymist-ng/master 8c335d6 Sebastien Bourdeauducq: framebuffer: fix alpha blending | 09:45 |
| GitHub69 | [migen] sbourdeauducq pushed 2 new commits to master: http://git.io/TNCBvA | 09:50 |
| GitHub69 | migen/master 955a973 Sebastien Bourdeauducq: Revert "genlib/record/connect: add match_by_position"... | 09:50 |
| GitHub69 | migen/master 0ec6a7e Sebastien Bourdeauducq: genlib/record: match_by_position -> connect_flat | 09:50 |
| lekernel | hi cladamw | 10:25 |
| lekernel | welcome back | 10:26 |
| lekernel | larsc, (samples) interesting, I got them in a few days, no questions asked | 10:26 |
| lekernel | are you shipping them to ADI? ;) | 10:26 |
| lekernel | they're available at mouser too | 10:26 |
| lekernel | http://de.mouser.com/ProductDetail/Maxim-Integrated/MAX9121EUE+/?qs=sGAEpiMZZMtTXF9i0pOGl8Yx0D%2fveKZi89YPl7uJ0RE%3d | 10:28 |
| larsc | lekernel: yea, they didn't want to sent them because I was flaged as an employee of competitor | 10:29 |
| lekernel | by the way, do you know why all those LVDS->LVCMOS converters are so slow? not realistic to have higher bitrates on single ended signals? | 10:32 |
| larsc | no idea | 10:33 |
| lekernel | SSTL (DDR etc.) is single ended and pretty fast | 10:33 |
| lekernel_ | it seems 24 ohm series resistors near the outputs of the max9121 improve things | 19:20 |
| larsc | hm, no such thing as the empty vector :/ | 19:53 |
| lekernel_ | ? | 19:53 |
| larsc | I want to make a core with a variable sized signal, turns out you can't make a 0 sized vector in vhdl | 19:54 |
| lekernel_ | use migen ;) (I have to say zero-sized signals don't work either, but you can send a patch ;) | 19:55 |
| larsc | maybe, someday | 20:05 |
| larsc | for now it is mostly working and the last step is to just add support for multiple input signals | 20:14 |
| lekernel_ | what is it? | 20:14 |
| larsc | a i2s core | 20:31 |
| larsc | we have a board with a couple of i2s microphones | 20:31 |
| Fallenou | 19:56 < lekernel> Fallenou_, has Alarm assembled the two PCBs I sent, or are those board wasted? < lekernel_ < last time I spoke with him (this week) he told me he was going to assemble them and then we could meet so that he could give me one | 22:18 |
| --- Sun May 12 2013 | 00:00 | |
Generated by irclog2html.py 2.9.2 by Marius Gedminas - find it at mg.pov.lt!