| larsc | is it really not possible to use a fifo in vhdl without declaring a extra type for it? | 13:42 |
|---|---|---|
| lekernel_ | larsc: if you mean for the inferred RAM which is part of the FIFO, then as far as I know, yes | 18:38 |
| larsc | i just mean in general | 18:41 |
| larsc | I couldn't find any example which does it differently and well my humble attemnt of signal foo : array 0 to 3 of std_logic(2 downto 0) wouldn't work. | 18:42 |
| lekernel_ | yes, for some reason vhdl refuses that, and you need to create a type | 19:47 |
| --- Sat Aug 18 2012 | 00:00 | |
Generated by irclog2html.py 2.9.2 by Marius Gedminas - find it at mg.pov.lt!