| --- Mon Jan 14 2013 | 00:00 | |
| Sync | hmm eh. | 00:38 |
|---|---|---|
| azonenberg | soul-d: interesting | 13:33 |
| wolfspraul | azonenberg: I'm in this channel :-) | 14:14 |
| wolfspraul | decap is good, just go ahead | 14:14 |
| wolfspraul | I took a fpgatools holiday break, but today I'm finally back at it | 14:14 |
| wolfspraul | doing some work to support multiple packages (first is tqg144 and ftg256 of slx9) | 14:14 |
| wolfspraul | since it's the first second package, I need to rewrite/cleanup a lot of places that make fixed assumptions which now need to be variable... | 14:15 |
| azonenberg | wolfspraul: h/o. let me send a pic | 14:15 |
| azonenberg | Top metal is boring though, i warn you :P | 14:15 |
| azonenberg | And i need to get CMP working better to get deeper | 14:15 |
| azonenberg | wet etching doesnt work well on modern small process tech | 14:16 |
| Sync | ah speaking of which | 14:18 |
| Sync | I got a surplus plate and some pads from work | 14:18 |
| azonenberg | this is the smallest tech i've worked with yet so i may kill the first die processing it | 14:18 |
| azonenberg | i actually scratched the passivation pretty badly during decap but luckily it only damaged the overglass so it should be fince once i get it off | 14:19 |
| azonenberg | http://imgur.com/a/iI4Qz#0 | 14:19 |
| azonenberg | full color top-metal imagery of xc6slx4-2tqg144c | 14:19 |
| Sync | wee | 14:20 |
| Sync | I also found out last night that rectangular vacuum chambers are a damn pain | 14:20 |
| azonenberg | i'm not trying to RE the whole device so i'm not particularly interested in the long-haul routing | 14:20 |
| azonenberg | i just want to see one slice naked | 14:20 |
| azonenberg | So my plan is to CMP down until i can see slice boundaries, then do SEM imagery of one slice at high res | 14:20 |
| Sync | hmm | 14:20 |
| Sync | that could be interesting | 14:21 |
| azonenberg | Sync: i've worked iwth them before... what in particular? | 14:21 |
| Sync | in theory cmp is not that hard | 14:21 |
| azonenberg | My friend has done cmp in his lab, i have the slurry but no pads or plates etc atm | 14:21 |
| Sync | well, the plate material has to be insanely thick | 14:21 |
| azonenberg | you mean to make it super flat? | 14:21 |
| Sync | that is my only rant (damn physics) | 14:21 |
| azonenberg | oh | 14:21 |
| azonenberg | i thought you meant for CMP | 14:21 |
| Sync | yes that too but regular lathe finish should do | 14:22 |
| Sync | if not, lap on surface plate | 14:22 |
| azonenberg | Yeah, i just havent had the time to build myself any tooling yet | 14:22 |
| azonenberg | a little thing called a thesis is getting mad and demanding my attention :P | 14:22 |
| Sync | I don't seem to care much about university lately | 14:23 |
| azonenberg | i'm expected to publish two papers by the end of the semester | 14:23 |
| azonenberg | one of which i havent even started, the other is making decent progress | 14:23 |
| azonenberg | wolfspraul: you can usually tell (paradoxically) that a chip is using very small process tech when the top metal layer looks featureless lol | 14:24 |
| azonenberg | Because it means they have enough layers they can devote the top layer entirely to long-haul power routing and not do anything interesting | 14:24 |
| Sync | the problem is that the frist 4-5 semester here are basic courses which are insanely boring | 14:24 |
| azonenberg | vs something with say 3 or 5 metal layers will usually have signal routing all the way up to the top wit ha few big power buses snaking around it | 14:24 |
| azonenberg | and oh lol | 14:24 |
| Sync | kinda makes me want to give it up and climb trees full time | 14:24 |
| Sync | :D | 14:24 |
| azonenberg | lol | 14:25 |
| azonenberg | i just worked on my own projects and ran ahead of the curriculum | 14:25 |
| Sync | that does not work here | 14:25 |
| azonenberg | how so | 14:25 |
| Sync | I can only take classes that are scheduled for my number of semesters or under | 14:26 |
| Sync | or rather, I can go there but they will not accept my exams | 14:26 |
| azonenberg | lol well i meant outside the curriculum | 14:26 |
| azonenberg | working on my own stuff | 14:26 |
| Sync | yeah | 14:26 |
| azonenberg | but i also took advanced classes | 14:26 |
| Sync | I do that | 14:26 |
| azonenberg | if i hadnt taken crypto first semester i might have quit out of boredom :P | 14:26 |
| Sync | still doesn't help the boring classes I have to do | 14:26 |
| Sync | and climbing trees gets me 60$/h | 14:27 |
| Sync | I probably will study for a while, it is free so there is no pressure at all | 14:29 |
| soul-d | here they are reversing it making it more expensive to study | 17:23 |
| soul-d | so any plans for quantum computing yet azonenberg -> http://qulab.eng.yale.edu/documents/talks/Devoret-APS_Tutorial_090316s.pdf | 20:31 |
| azonenberg | lol, not yet | 20:41 |
| soul-d | bet if you put some current on nyan cat's tail @ 0 K you probably have a catbit there | 20:46 |
| azonenberg | lol | 20:46 |
| soul-d | wonders if catbits have spin | 20:48 |
| azonenberg | you should ask that in ##electronics lol | 20:49 |
| azonenberg | there's a lot of kittehs there :P | 20:49 |
| soul-d | done :P | 20:54 |
| azonenberg | lol | 20:54 |
| soul-d | doubt they will answer though | 20:54 |
| soul-d | anyhow pdf is interesting although wish i knew bit more background physics / math with it | 20:57 |
| soul-d | like so you can read what it say's + as plus (if not reading vhdl then it sucks lol ) instead of weird math symbol | 20:59 |
| soul-d | so maybe uin hindsight not that good idea afterall :P | 20:59 |
| azonenberg | i'll look at it at some point lol | 21:00 |
| nmz787 | howdy | 22:18 |
| nmz787 | soul-d: the boring classes are the hardest | 22:19 |
| azonenberg | lol | 22:20 |
| azonenberg | i know the feeling | 22:20 |
| Action: azonenberg did rather poorly in a math class last semester as a result | 22:20 | |
| soul-d | yeah being bored is demotiving pretty quickly | 22:26 |
| --- Tue Jan 15 2013 | 00:00 | |
Generated by irclog2html.py 2.9.2 by Marius Gedminas - find it at mg.pov.lt!